Adamski D, Jabłoński G. Hardware aware tiling optimization for multi-core systems. csci [Internet]. 2017 Jun. 23 [cited 2025 Mar. 14];18(2):145. Available from: https://journals.agh.edu.pl/csci/article/view/1867