D. Adamski and G. Jabłoński, “Hardware aware tiling optimization for multi-core systems”, csci, vol. 18, no. 2, p. 145, Jun. 2017, doi: 10.7494/csci.2017.18.2.145.