Adamski, D., & Jabłoński, G. (2017). Hardware aware tiling optimization for multi-core systems. Computer Science, 18(2), 145. https://doi.org/10.7494/csci.2017.18.2.145