Adamski D, Jabłoński G. Hardware aware tiling optimization for multi-core systems. csci. 2017;18(2):145. doi:10.7494/csci.2017.18.2.145