Adamski, D.; Jabłoński, G. Hardware Aware Tiling Optimization for Multi-Core Systems. csci 2017, 18 (2), 145. https://doi.org/10.7494/csci.2017.18.2.145.